Unconventional Use of SRAM in a 32-bit SOPC System

He Chun; Li Binhua; Chen Xiaoming

Astronomical Research and Technology > 2013 > 10(1): 42-48.

He Chun, Li Binhua, Chen Xiaoming. Unconventional Use of SRAM in a 32-bit SOPC System[J]. Astronomical Research and Technology, 2013, 10(1): 42-48.

Citation:

He Chun, Li Binhua, Chen Xiaoming. Unconventional Use of SRAM in a 32-bit SOPC System[J]. Astronomical Research and Technology, 2013, 10(1): 42-48.

Citation:

He Chun, Li Binhua, Chen Xiaoming. Unconventional Use of SRAM in a 32-bit SOPC System[J]. Astronomical Research and Technology, 2013, 10(1): 42-48.

PDF (3758 KB)

Unconventional Use of SRAM in a 32-bit SOPC System

College of Information Engineering and Automation, University of Science and Technology of Kunming, Kunming 650504, China

More Information

Received Date: February 18, 2012
Revised Date: March 27, 2012
Published Date: January 14, 2013

Graphical Abstract

Abstract

Abstract

For reducing the level of noise coming from a digital sub-system in a high-speed low-noise digital-analog hybrid system while ensuring the reliability of the system with the allocation of limited resources in an FPGA, a 16-bit SRAM can be used in a 32-bit embedded SOPC system. However, it is necessary for users to create a new component for the 16-bit SRAM since there is no such an unusual component in a 32-bit SOPC framework built in the Quartus II IDE. According to the Avalon bus specification, we present a method to build the 16-bit SRAM component via the Verilog HDL programming. We first briefly introduce the structure of the SOPC and its interfaces in our FPGA board. We then describe the design techniques for the 16-bit SRAM component, including the determination of rules of reading, writing, chip selecting, and bit-width parametric processing of data. We give the details about the procedure of creating the component in the Quartus II IDE, including definitions of the SRAM signal associated interfaces, and corresponding timing setup. The Verilog program is listed and the method for determining values of the read and write timing parameters related to a specific SRAM is illustrated. The component has been implemented and used in a Quartus project for an astronomical EMCCD camera. We present the measurements of some waveforms generated by an EMCCD timing generator in our FPGA. These waveforms are consistent with our simulations, indicating that the 16-bit SRAM component and the entire system are working properly. We also discuss some possible applications of the 16-bit SRAM component.
- Embedded Systems,
- SOPC,
- Avalon Bus,
- SRAM,
- Verilog HDL

FullText(HTML)

References (13)

References

[1]	Mackay C D. Near diffraction limited visible imaging on 10M class telescopes with EMCCD[C]//J E Beletic, J W Beletic, P Amico. Scientific Detector for Astronomy. Springer, 2006, 336: 93-98.
[2]	Downing M, Hubin N, Kasper M, et al. A dedicated L3Vision CCD for adaptive optics applications[C]//Beletic J E, Beletic J W, Amico P. Scientific Detector for Astronomy. Springer, 2006, 336: 321-328.
[3]	林鹏, 姚耐军, 郝庭柱, 等. 基于SOPC数据采集系统的研究[J]. 天津理工大学学报, 2006, 22(3): 39-41. Lin Peng, Yao Naijun, Hao Tingzhu, et al. Study on the data collection system based on SOPC design[J]. Journal of Tianjin University of Technology, 2006, 22(3): 39-41.
[4]	姚国国, 李宝森, 王景贤, 等. 基于SOPC技术的数据采集系统设计[J]. 电子科技, 2008, 21(10): 68-71. Yao Guoguo, Li Baosen, Wang Jingxian, et al. Design of the data acquisition system based on SOPC[J]. Electronic Science and Technology, 2008, 21(10): 68-71.
[5]	Li B, Hu K, Wang Ch, et al. Data acquisition system based on the Nios II for a CCD camera[C]//Proceedings of SPIE, 2006, 6274: 62741C.
[6]	邱志强, 邓建, 叶彬浔, 等. 基于NiosⅡ嵌入式软核处理器的天文用IRFPA图像采集系统[J]. 天文研究与技术——国家天文台台刊, 2006, 3(4): 373-379. Qiu Zhiqiang, Deng Jian, Ye Binxun, et al. Astronomical IRFPA image collecting system based on the Nios II soft-core embedded processor[J]. Astronomical Research & Technology——Publications of National Astronomical Observatories of China, 2006, 3(4): 373-379.
[7]	Li B, Song Q, Ji K, et al. Method to implement the CCD timing generator based on FPGA[C]//Proceedings of SPIE, 2010, 7742: 77421Y.
[8]	和琳, 李彬华, 尚媛圆, 等. 行间转移CCD数字系统的VHDL设计[J]. 天文研究与技术——国家天文台台刊, 2010, 8(4): 380-387. He Lin, Li Binhua, Shang Yuanyuan, et al. A VHDL design of digital system for an interline-transfer CCD[J]. Astronomical Research & Technology——Publications of National Astronomical Observatories of China, 2010, 8(4): 380-387.
[9]	朱丹, 王家宁, 朱玙骅, 等. 一种多核远程重构控制器的设计与实现[J]. 计算机工程, 2011, 37(9): 254-256. Zhu Dan, Wang Jianing, Zhu Yuhua, et al. Design and Implementation of multi-core remote reconfigurable controller[J]. Computer Engineering, 2011, 37(9): 254-256.
[10]	Altera Corporation. Avalon bus specification reference manual[EB/OL].[2012-02-19]. http://www.altera.com.cn/literature/manual/mnl_avalon_bus.pdf.
[11]	孙恺, 程世恒. Nios II系统开发设计与应用实例[M]. 北京: 北京航空航天大学出版社, 2007.
[12]	Integrated Device Technology Inc. IDT71V416L10BEG Datasheet[EB/OL].[2012-02-19].http://pdf1.alldatasheet.com/datasheet-pdf/view/124915/IDT/IDT71V416L10BEG.html.
[13]	陈小明, 李彬华. EMCCD时序发生器的VHDL设计[J]. 计算机工程与应用, 2012, 48(1): 72-75. Chen Xiaoming, Li Binhua. VHDL design of EMCCD timing generator[J]. Computer Engineering and Applications, 2012, 48(1): 72-75.